


HEXFET® Power MOSFET

- Dynamic dv/dt Rating
- Repetitive Avalanche Rated
- Isolated Central Mounting Hole
- Fast Switching
- Ease of Paralleling
- Simple Drive Requirements



$$V_{DSS} = 1000V$$


$$R_{DS(on)} = 3.5\Omega$$

$$I_D = 4.3A$$

Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-247 package is preferred for commercial-industrial applications where higher power levels preclude the use of TO-220 devices. The TO-247 is similar but superior to the earlier TO-218 package because of its isolated mounting hole. It also provides greater creepage distance between pins to meet the requirements of most safety specifications.



DATA
SHEETS

Absolute Maximum Ratings

Parameter	Max.	Units
I_D @ $T_C = 25^\circ C$	4.3	A
I_D @ $T_C = 100^\circ C$	2.7	A
I_{DM}	17	A
P_D @ $T_C = 25^\circ C$	150	W
Linear Derating Factor	1.2	W/°C
V_{GS}	± 20	V
E_{AS}	490	mJ
I_{AR}	4.3	A
E_{AR}	15	mJ
dv/dt	1.0	V/ns
T_J	-55 to +150	°C
T_{STC}	300 (1.6mm from case)	°C
	10 lbf·in (1.1 N·m)	
	Mounting Torque, 6-32 or M3 screw	

Thermal Resistance

Parameter	Min.	Typ.	Max.	Units
R_{JC}	—	—	0.83	°C/W
R_{CS}	—	0.24	—	°C/W
R_{JA}	—	—	40	°C/W

Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	1000	—	—	V $V_{GS}=0V$, $I_D=250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	1.3	—	V/°C Reference to 25°C , $I_D=1mA$
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	—	3.5	Ω $V_{DS}=10V$, $I_D=2.6A$ ④
$V_{GS(th)}$	Gate Threshold Voltage	2.0	—	4.0	V $V_{DS}=V_{GS}$, $I_D=250\mu A$
g_{fs}	Forward Transconductance	33	—	—	S $V_{DS}=50V$, $I_D=2.6A$ ④
I_{DSS}	Drain-to-Source Leakage Current	—	—	100	μA $V_{DS}=1000V$, $V_{GS}=0V$
		—	—	500	μA $V_{DS}=800V$, $V_{GS}=0V$, $T_J=125^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA $V_{GS}=20V$
	Gate-to-Source Reverse Leakage	—	—	-100	nA $V_{GS}=-20V$
Q_g	Total Gate Charge	—	—	120	nC $I_D=4.3A$
Q_{gs}	Gate-to-Source Charge	—	—	16	nC $V_{DS}=400V$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	—	65	nC $V_{GS}=10V$ See Fig. 6 and 13 ④
$t_{d(on)}$	Turn-On Delay Time	—	15	—	ns $V_{DD}=500V$
t_r	Rise Time	—	33	—	ns $I_D=4.3A$
$t_{d(off)}$	Turn-Off Delay Time	—	100	—	ns $R_G=9.1\Omega$
t_f	Fall Time	—	30	—	ns $R_D=120\Omega$ See Figure 10 ④
L_D	Internal Drain Inductance	—	5.0	—	nH Between lead, 6 mm (0.25 in.) from package and center of die contact
L_S	Internal Source Inductance	—	13	—	nH
C_{iss}	Input Capacitance	—	1600	—	pF $V_{GS}=0V$
C_{oss}	Output Capacitance	—	170	—	pF $V_{DS}=25V$
C_{rss}	Reverse Transfer Capacitance	—	56	—	pF $f=1.0MHz$ See Figure 5

Source-Drain Ratings and Characteristics

Parameter	Min.	Typ.	Max.	Units	Test Conditions
I_S	Continuous Source Current (Body Diode)	—	—	4.3	A MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ③	—	—	17	A
V_{SD}	Diode Forward Voltage	—	—	1.8	V $T_J=25^\circ\text{C}$, $I_S=4.3A$, $V_{GS}=0V$ ④
t_{rr}	Reverse Recovery Time	—	470	710	ns $T_J=25^\circ\text{C}$, $I_F=4.3A$
Q_{rr}	Reverse Recovery Charge	—	1.9	2.9	μC $dI/dt=100A/\mu s$ ④
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L_S & L_D)			

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)
- ② $I_{SP} < 4.3A$, $dI/dt < 100A/\mu s$, $V_{DD} \leq 600V$, $T_J \leq 150^\circ\text{C}$
- ③ $V_{DD}=50V$, starting $T_J=25^\circ\text{C}$, $L=50mH$, $R_G=25\Omega$, $I_{AS}=4.3A$ (See Figure 12)
- ④ Pulse width $\leq 300\mu s$; duty cycle $\leq 2\%$.




Fig 1. Typical Output Characteristics,
 $T_C = 25^\circ\text{C}$




Fig 2. Typical Output Characteristics,
 $T_C = 150^\circ\text{C}$




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance
Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13b. Gate Charge Test Circuit

Appendix A: Figure 14, Peak Diode Recovery dv/dt Test Circuit – See page 1505

Appendix B: Package Outline Mechanical Drawing – See page 1511

Appendix C: Part Marking Information – See page 1517